Anne Marie Chana ; Patrice Quinton ; Steven Derrien - Component reuse methodology for multi-clock Data-Flow parallel embedded Systems

arima:1979 - Revue Africaine de Recherche en Informatique et Mathématiques Appliquées, August 25, 2014, Volume 18, 2014 -
Component reuse methodology for multi-clock Data-Flow parallel embedded SystemsArticle

Authors: Anne Marie Chana 1; Patrice Quinton 2; Steven Derrien 3

  • 1 National Advanced School of Engineering
  • 2 École normale supérieure - Cachan, antenne de Bretagne
  • 3 Université de Rennes

The growing complexity of new chips and the time-to-market constraints require fundamental changes in the way systems are designed. Systems on Chip (SoC) based on reused components have become an absolute necessity to embedded systems companies that want to remain competitive. However, the design of a SoC is extremely complex because it encompasses a range of difficult problems in hardware and software design. This paper focuses on the design of parallel and multi-frequency applications using flexible components. Flexible parallel components are assembled using a scheduling method which combines the synchronous data-flow principle of balance equations and the polyhedral scheduling technique. Our approach allows a flexible component to be modelled and a full system to be assembled and synthesized with automatically generated wrappers. The work presented here is an extension of previous work. We illustrate our method on a simplified WCDMA system. We discuss the relationship of this approach with multi-clock architecture, latency-insensitive design, multidimensional data-flow systems and stream programming

Volume: Volume 18, 2014
Published on: August 25, 2014
Submitted on: February 17, 2014
Keywords: Flexible component, SoC, polyhedral model, data-flow model, parallelism, multi-clock architecture.,[INFO] Computer Science [cs],[MATH] Mathematics [math]

Consultation statistics

This page has been seen 271 times.
This article's PDF has been downloaded 540 times.